Why is there core timer?

riscv-rust / gd32vf103-pac

Peripheral access crate for GD32VF103

36 stars 9 forks source link

Why is there core timer? #2

Open luojia65 opened 4 years ago

luojia65 commented 4 years ago

I found this name in both patches/gd32vf103.yaml and generated pac crate. The User Manual provided by GigaDevice (I have its version 1.2) have not documented on a peripheral called ctimer.

Is this provided by the chip but not documented? Or is this peripheral wrapped from RISC-V's core CSR configurations? I need to know why we apply this patch. Thanks!

Disasm commented 4 years ago

This peripheral wasn't in GD32VF103.svd for some reason, but it does exist in a chip. It's a core peripheral and documented in "Bumblebee core datasheet" and not "User manual".

luojia65 commented 4 years ago

Thanks! I'll check them out :)