search

riscv-software-src / riscof

BSD 3-Clause "New" or "Revised" License
63 stars 40 forks source link

update model_test.h RVMODEL MSW and MTIMER templates for spike and sail to match riscv-isa-sim model_test.h #106

Open dansmathers opened 6 months ago

dansmathers commented 6 months ago

update model_test.h RVMODLE MSW/MTIMER macros to match https://github.com/riscv-software-src/riscv-isa-sim/blob/master/arch_test_target/spike/model_test.h

Currently RVMODEL_SET_MSW_INT, RVMODEL_CLEAR_MSW_INT, RVMODEL_SET_MTIMER_INT, RVMODEL_CLEAR_MTIMER_INT aren't used by any architecture tests. This pull updates their functionality to work with sail/spike CLINT models so future interrupt tests can use the macros to set and clear interrupts.