search

riscv-software-src / riscv-isa-sim

Spike, a RISC-V ISA Simulator
Other
2.28k stars 813 forks source link

Parse Zve/Zvl to determine RVV settings, instead of --varch #1671

Closed jerryz123 closed 2 weeks ago

jerryz123 commented 1 month ago

The standard mechanism for communicating vector unit capabilities for VLEN and ELEN is through the Zvl and Zve extension strings.

aswaterman commented 1 month ago

Agreed. I think --varch might've predated that aspect of the vector ISA.

(FYI @chihminchao, since this affects the command-line interface)

jerryz123 commented 2 weeks ago

Resolved by #1701