search

riscv-software-src / riscv-isa-sim

Spike, a RISC-V ISA Simulator
Other
2.38k stars 839 forks source link

Merge upstream #1674

Closed poemonsense closed 4 months ago

poemonsense commented 4 months ago

I'm sorry that I'm opening a wrong PR against the upstream. Github is by default creating PRs against the fork upstream instead of the fork child. Sorry for this