Open Silabs-ArjanB opened 3 years ago
How does the B bit in the MISA CSR relate to the Zba, Zbb, Zbc and Zbs extensions? If a core implements the Zba, Zbb, Zbc and Zbs extensions should it then also set MISA.B to 1? What if a core for example only implements the Zbb extension?
Here is a related issue https://github.com/riscv/riscv-isa-manual/issues/907
In Zb extension of Zbb, the instruction rolw, is used in 64 or 32-bit representing extensions.
How does the B bit in the MISA CSR relate to the Zba, Zbb, Zbc and Zbs extensions? If a core implements the Zba, Zbb, Zbc and Zbs extensions should it then also set MISA.B to 1? What if a core for example only implements the Zbb extension?