riscv / riscv-cheri

This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory protection and scalable compartmentalization.
https://jira.riscv.org/browse/RVG-148
Creative Commons Attribution 4.0 International
47 stars 28 forks source link

Fix formatting #276

Closed tariqkurd-repo closed 4 months ago

tariqkurd-repo commented 4 months ago

lots of instances of the mode names didn't have the formatting attributes applied