riscv / riscv-control-transfer-records

This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usages associated with profiling and debug.
https://jira.riscv.org/browse/RVG-62
Creative Commons Attribution 4.0 International
14 stars 4 forks source link

Replace "kernel" with "operating system" #16

Closed jhauser-us closed 3 months ago

jhauser-us commented 4 months ago

The word kernel can mean multiple different things. Replace it with operating system the first time, and maybe OS the second time.