riscv / riscv-fast-interrupt

Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
https://jira.riscv.org/browse/RVG-63
Creative Commons Attribution 4.0 International
247 stars 49 forks source link

Smstateen bit #360

Closed JamesKenneyImperas closed 9 months ago

JamesKenneyImperas commented 1 year ago

This specification does not currently say which Smstateen bit is used to control access to S-mode CSRs - this needs to be defined.

Thanks.

kasanovic commented 1 year ago

Yes, we'll be requesting a tentative assignment from AR.

dansmathers commented 1 year ago

reply from AR: This was discussed some in this week's AR committee meeting. At a minimum it looks like you will need a bit in mstateen, and tbd whether also in sstateen. John Hauser will review this email thread and let all of us know what he believes is necessary (and what would be the appropriate bit assignment). Feel free to ping him if you haven't heard back after a little while.

dansmathers commented 9 months ago

My apologies, Dan. Your original request back in October didn't make it onto my radar at the time.

I haven't had time to consider the question of whether CLIC should really have a stateen bit, although superficially it seems likely. But it's trivial to go ahead and assign a tentative bit number for CLIC, independent of resolving whether CLIC actually needs it and will keep it in the end.

If there are no objections, be it therefore resolved that CLIC is tentatively allocated bit 53 in the stateen0 registers, with the presumed bit name of "CLIC".

dansmathers commented 9 months ago

spec updated 2/9/24