search

riscv / riscv-fast-interrupt

Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
https://jira.riscv.org/browse/RVG-63
Creative Commons Attribution 4.0 International
247 stars 49 forks source link

Clarify behaviour of xnxti register version in smclicshv #402

Open jakubahh opened 2 months ago

jakubahh commented 2 months ago

The section "smclicshv Changes to Next Interrupt Handler Address and Interrupt-Enable CSRs (xnxti)" modifies the behaviour of immediate version of xnxti, but doesn't clearly state how register version should behave

Now there are multiple possible interpretations of the xnxti register version's behaviour. 1, The register version behaves as defined in " Next Interrupt Handler Address and Interrupt-Enable CSRs (xnxti)" 2, The register version behaves the same as immediate version 3, The register version contains the original difference in clic.level comparison (clic.level > rs1[23:16]) while returning zero when the incoming interrupt is hardware vectored.

The option 3, seems to be the intended one. Can the difference between register and immediate version get clear definition in smclicshv?

jb-brelot-nxp commented 1 month ago

maybe related to https://github.com/riscv/riscv-fast-interrupt/issues/415