riscv / riscv-fast-interrupt

Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
https://jira.riscv.org/browse/RVG-63
Creative Commons Attribution 4.0 International
245 stars 49 forks source link

xscratchcswl privilege behaviour not fully specified #406

Open Timmmm opened 1 month ago

Timmmm commented 1 month ago

When you write to Xscratchcswl you check (Ypil == zeros()) != (Yil == zeros()), but does Y = X or does Y = cur_privilege?

Unfortunately the example pseudocode is for accessing mscratchcswl where X and Y must both be machine mode. That isn't true when accessing sscratchcswl from machine mode though.

jb-brelot-nxp commented 1 month ago

related to issue #409

Need to clarify

jb-brelot-nxp commented 1 month ago

Verify that it has been fixed