`CLROV` has fixed `rd` of `zero`

riscv / riscv-p-spec

RISC-V Packed SIMD Extension

https://jira.riscv.org/browse/RVG-129

Creative Commons Attribution 4.0 International

141 stars 38 forks source link

Open a4lg opened 2 years ago

a4lg commented 2 years ago

Because CLROV is an alias of CSRRCI x0, vxsat, 1, rd field is always zero (for x0 or zero).