search

riscv / riscv-profiles

RISC-V Architecture Profiles
Creative Commons Attribution 4.0 International
116 stars 33 forks source link

terminology issue #56

Open mark-riscv opened 2 years ago

mark-riscv commented 2 years ago

in this section. a new phrase "may not be supported" is introduced. shouldn't it be unsupported optional?

==== RVI20U32 Mandatory Base

RV32I is the mandatory base ISA for RVI20U32, and is little-endian.

The ecall instruction causes a requested trap to the execution environment.

Misaligned loads and stores might not be supported.

The fence.tso instruction is mandatory.

kasanovic commented 2 years ago

"may not" not present in current text.

It is probably time to add names for the different types of misaligned support.