search

riscvarchive / riscv-platform-specs

RISC-V Profiles and Platform Specification
Creative Commons Attribution 4.0 International
112 stars 39 forks source link

relax RAS precise exception on uncorrectable data #55

Closed ingallsj closed 2 years ago

ingallsj commented 3 years ago

The platform spec includes this proposed requirement:

Attempted use of corrupted (uncorrectable) data must result in a precise exception on that instruction with a distinguishing custom exception cause code.

This adds a non-trivial performance/area cost, and is a stronger requirement than other contemporary ISAs and system architectures.

aswaterman commented 3 years ago

I've also discussed this one with @gfavor and @kasanovic... our current thinking is that the ISA must prove a way for software to determine whether the exception was precise or imprecise (e.g., by different cause codes, possibly exception vs. interrupt). This approach covers both bases.

atishp04 commented 2 years ago

This requirement has been relaxed. Closing this issue.