rust-embedded-community / async-on-embedded

Apache License 2.0
123 stars 11 forks source link

RISC-V targets do not support ARM "thread mode" check #7

Open Disasm opened 4 years ago

Disasm commented 4 years ago

https://github.com/rust-embedded-community/async-on-embedded/blob/47eb470ec53fd88035faa5360c0167f3987304c8/async-embedded/src/executor.rs#L203-L207

This code checks for a value of the VECTACTIVE field (only for bits 7..0 of the 9-bit field). This value corresponds to the current interrupt number handled (0 for none).

I wonder what should we use here for RISC-V. @ilya-epifanov any ideas?