Add FENCE instruction - Githubissues

rust-embedded / riscv

Low level access to RISC-V processors

822 stars 160 forks source link

Closed rmsyn closed 1 year ago

almindor commented 1 year ago

Actually sorry, I forgot. Could you please add a CHANGELOG entry?

almindor commented 1 year ago

bors r+

bors[bot] commented 1 year ago

Build succeeded: