Added extra logic to the ise model which captures memory transactions and allows the model to "halt" and listen for multiple memory transactions corresponding to a single instruction.
No point implmenting much more of the memory access instruction models until they have something to check against, since they rely on external stimulus.
Implement modelling of the memory access instructions