Rate limiting tweaks

[tmacwill]

• update rate-limiting logic to more consistently apply the limit
• adjust VAD buffer size to be consistent with silero model
• update silero model used for VAD