Closed KelvinChung2000 closed 2 months ago
RISC-V does not have a t9 register, so I have looked into the dwarf result from objdump, and saw this translation error.
Typo, fixed. Please update and check.
RISC-V does not have a t9 register, so I have looked into the dwarf result from objdump, and saw this translation error.