search

sg05060 / SKKU_TermProject

0 stars 2 forks source link

Memory part #24

Closed gju06051 closed 2 years ago

gju06051 commented 2 years ago

single port ram을 기본 메모리로 정해주심. 변경 불가능. 1cylce당 8bit data 1개만 송신가능