Open sgherbst opened 3 years ago
This would be useful to reduce turn-around time for running UART-based tests, if the FPGA is already programmed.
This would be useful to reduce turn-around time for running UART-based tests, if the FPGA is already programmed.