search

sinara-hw / Kasli-SOC

Xilinx ZynQ(R) version of Kasli FPGA controller.
6 stars 6 forks source link

Add additional filtering on P12V0 input to buck #44

Closed marmeladapk closed 3 years ago

marmeladapk commented 3 years ago

https://github.com/sinara-hw/Kasli/issues/66