search

sinara-hw / meta

Meta-Project for Sinara: Wiki, inter-board design, incubator for new projects
50 stars 4 forks source link

Kasli/Urukul clock simplification #61

Open sbourdeauducq opened 3 years ago

sbourdeauducq commented 3 years ago

Once the Si549 and WRPLL are fully supported and debugged on Kasli 2.0, what do you think about these suggestions:

  1. scrap the Si5324 and clock switch on Kasli. We can lock WRPLL (or perhaps a simpler PLL) to the external clock input instead. This will need some work to support various possible input frequencies. The trivial solution would be to use a MMCM and take the clock to 125MHz before it goes into the regular WRPLL.
  2. scrap the internal XO on Urukul. The C grade of the Si549 has +/-20ppm total stability, which is actually better than the +/-25ppm of the CCHD-950-25-100.000. For people who do not want RF interruptions when Kasli is rebooted, either a) develop the Kasli firmware so that there are no Si549 glitches on reboot b) use an external oscillator on the Kasli front panel.
gkasprow commented 3 years ago
  1. sure, once it is fully supported (possible input frequencies), we will scrap the Si5324
  2. we can use a lower-cost oscillator on Urukul