If the FPGA is rebooted. The mezzanine needs to unplugged when the FPGA turns on or else the VADJ_FMC light will not be enabled and the mezzanine will receive 0 V from the fpga
Make sure the sdo and sdi signals are shorted on the mezzanine otherwise the JTAG connection will no work and the FPGA will not be programmed correctly