search

smartbench / hdl

Smartbench project - FPGA HDL (Verilog)
1 stars 0 forks source link

Wrong i2c behaviour #3

Closed akukulanski closed 6 years ago

akukulanski commented 6 years ago

Collision when a new frame is loaded before the previous one having already finished sending.

akukulanski commented 6 years ago

fixed! (changed the implementation)