search

smartbench / hdl

Smartbench project - FPGA HDL (Verilog)
1 stars 0 forks source link

Correcting moving average #4

Open akukulanski opened 6 years ago

akukulanski commented 6 years ago

Corrections to work with N=16