Closed esden closed 5 years ago
This will make it easier to port the code to another FPGA as well as adding shims between the logic and the IO blocks. For example an init module.
Merged a slightly tweaked version outside of github.
This will make it easier to port the code to another FPGA as well as adding shims between the logic and the IO blocks. For example an init module.