Fix FPGA synthesis - Githubissues

soc-hub-fi / AnTiQ

A hardware priority queue with constant response time written in SystemVerilog.

Apache License 2.0

1 stars 1 forks source link

Fix FPGA synthesis #7

Closed ANurmi closed 4 months ago