Closed nathom closed 5 months ago
This is a common tool used by those who write SystemVerilog HDL. This PR adds it to the formatter list.
Not sure why the formatting tests are failing. I formatted with the config in the repo root.
Thanks for the PR!
This is a common tool used by those who write SystemVerilog HDL. This PR adds it to the formatter list.