stevehoover / warp-v

WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.
https://warp-v.org
BSD 3-Clause "New" or "Revised" License
229 stars 57 forks source link

imem produced by sandpiper not supported in either vivado or yosys #83

Closed mayank-kabra2001 closed 3 years ago

mayank-kabra2001 commented 3 years ago

Instruction memory inside Warp-V when compiled by sandpiper , produced system verilog or verilog will give an error while synthesis due to incorrect format of array declaration due to line 1448.

mayank-kabra2001 commented 3 years ago

This line should be replaced by -

           m4_forloop(['m4_instr_ind'], 0, M4_NUM_INSTRS, ['assign instrs[m4_echo(m4_instr_ind)] = m4_echo(['m4_instr']m4_instr_ind; ['']m4_new_line               )'])       

This syntax.

mayank-kabra2001 commented 3 years ago

Also change line 1466 with this syntax.

stevehoover commented 3 years ago

Fixed. In master.