steveicarus / iverilog

Icarus Verilog
https://steveicarus.github.io/iverilog/
GNU General Public License v2.0
2.86k stars 530 forks source link

No error reported when an invalid or non-existent argument is passed to $bits #1112

Open martinwhitaker opened 7 months ago

martinwhitaker commented 7 months ago

For example

module top;
  localparam width = $bits(value);
  initial $display(width);
endmodule

should fail to compile.