search

stiggy87 / source_to_inst

This is a TCL script that will take in Verilog and VHDL files and generate an instantiation template appropriately for the user to use in their design.
10 stars 2 forks source link

Verilog module name is not correct #15

Closed stiggy87 closed 11 years ago

stiggy87 commented 11 years ago

A fix for Issue #11 broke regular modules.