sy2002 / MiSTer2MEGA65

Framework to simplify porting MiSTer (and other) cores to the MEGA65
GNU General Public License v3.0
34 stars 8 forks source link

Supply a list of ported cores #20

Closed hansfbaier closed 8 months ago

hansfbaier commented 11 months ago

Hello, porting MiSTer cores to Xilinx is also very important for MiSTeX, a MiSTer port to different FPGA boards, including, but not exclusive to Xilinx FPGAs.

I hope we can communicate. I already have working ports for the QBert arcade core and flappy bird (apart from the menu and template mister cores).

https://github.com/MiSTeX-devel

MJoergen commented 11 months ago

That sounds interesting!

This project originally grew out of porting the GameBoy MiSTer core to the MEGA65, but the GB core is not based on this M2M framework. When we started porting the C64 MiSTer we realized that a generic framework would make future porting more easy, so that is the first core to use the M2M framework. The M2M framework is loosely based on the work done porting the GB core, but has since evolved considerably. Currently, we're working on the Galaga and Apple II MiSTer cores as our next use-cases. We would of course like to modify the GameBoy port to use the M2M framework as well. This should not be too big a task.

The above paragraph should probably be reworded and added to the README file.

My first priority with this repo is to update the documentation and the tutorials, because that has been lacking for a long time.

Next, we will probably "attack" the Amiga500 core. This will probably require modifications to the framework.

We have the challenge of supporting different revisions of the MEGA65 hardware (some with and some without extra SDRAM). But you seem to have an ever larger challenge supporting a wide range of boards, if I understand you correctly.

Do you have a list of the different platforms you're supporting, and their different capabilities/features ?

hansfbaier commented 11 months ago

Yes, I use the LiteX SoC generation framework to define the different boards. https://github.com/MiSTeX-devel/MiSTeX-boards/tree/main/mistex_boards

hansfbaier commented 11 months ago

I still have some trouble porting block RAM to Xilinx, some of the cores I ported just don't work there (yet).

sy2002 commented 8 months ago

@hansfbaier Since the name of this issue is "Supply a list of ported cores": Here it is - the list contains links to the various GitHub repos with the ported cores: https://sy2002.github.io/m65cores/

I am closing this issue now. Feel free to re-open if we can support further.

hansfbaier commented 8 months ago

Thanks!