Closed nicolasvasilache closed 4 years ago
Also + @tetuante and @AlexandreEichenberger in case of interest
These two CLs implement the progressive lowering (slices to slice ops) and LLVM lowering (into LLVM IR). Now the examples run "end-to-end" (taking VectorOps) as input):
459cf6e5006a [mlir] [VectorOps] Lowering of vector.extract/insert_slices to LLVM IR 303fddeeab10 [mlir] [VectorOps] Rewriting of vector.extract/insert_slices to other vector ops
What remains is a few tests to inspect generated assembly.
(note, since we are tracking this on bugzilla too, we can close this bug here I suppose; I don't have the permissions to do so, however).
This is a bigger task that is composed of the following smaller subtasks:
llc
andopt
tools to exercise LLVM's peephole optimizer and make sure that we are able to get to lower-level vector broadcast and permute operations without roundtrips to memory