add synthesized netlists for all components to Lab 1

[toddbranch]

suggest that they:

• first use synthesized vga_sync and make the top-level / pixel_gen work
• then write vga_sync and use synthesized h_sync and v_sync
• then replace v_sync with own code
• then replace h_sync with own code