search

tomverbeure / panologic-g2

Pano Logic G2 Reverse Engineering Project
Apache License 2.0
136 stars 21 forks source link

Any info on the inter-board connector? #3

Closed yomboprime closed 5 years ago

yomboprime commented 5 years ago

It should be nice to have spare I/O. Are there any free pins left on the connector? They could be "extracted" with a custom pcb I think.

tomverbeure commented 5 years ago

The smaller half of that connector carries most of the Chrontel inputs to generate DVI. Those are only about 17 pins or so (data is DDR).

So it’s a bit of a mystery why there are so many other pins.

I haven’t mapped them out and it pretty low priority, but I doubt that there will be something useful for GPIOs.

yomboprime commented 5 years ago

Thanks.

derekmulcahy commented 5 years ago

Here is a link to a breakout board for the connector.

https://github.com/twj42/PanoLogicG2_ReverseEngineering/blob/master/pages/bob.md

Quite a nice design. 16 FPGA pins instead of micro-HDMI, LEDs and the switch.

tomverbeure commented 5 years ago

Here is a link to a breakout board for the connector.

https://github.com/twj42/PanoLogicG2_ReverseEngineering/blob/master/pages/bob.md

Quite a nice design. 16 FPGA pins instead of micro-HDMI, LEDs and the switch.

Wow, that's awesome!