[SYCL][TEST][FPGA] Modernize edge detection example on FPGA

triSYCL / sycl

SYCL for Vitis: Experimental fusion of triSYCL with Intel SYCL oneAPI DPC++ up-streaming effort into Clang/LLVM

Other

107 stars 19 forks source link

Open keryell opened 1 year ago