trinnguyen / bahndsl

BahnDSL: A Domain-Specific Language for Configuring and Modelling Model Railways
GNU General Public License v3.0
1 stars 0 forks source link

Tool update #42

Closed eyip002 closed 2 years ago

eyip002 commented 2 years ago
github-actions[bot] commented 2 years ago

Unit Test Results

  11 files  +    7    11 suites  +7   9s :stopwatch: - 1m 21s 321 tests +296  321 :heavy_check_mark: +296  0 :zzz: ±0  0 :x: ±0  323 runs  +298  323 :heavy_check_mark: +298  0 :zzz: ±0  0 :x: ±0 

Results for commit 683bea64. ± Comparison against base commit ad540189.

This pull request removes 25 and adds 321 tests. Note that renamed tests count towards both. ``` cli.ConfigExternalTest ‑ [1] config_empty.bahn cli.ConfigExternalTest ‑ [2] empty_config_request_drive.bahn cli.ConfigExternalTest ‑ [3] standard.bahn cli.ConfigExternalTest ‑ [4] lite.bahn cli.LibraryExternalTest ‑ [1] config_empty.bahn cli.LibraryExternalTest ‑ [1] default.bahn cli.LibraryExternalTest ‑ [2] request_only.bahn cli.LibraryExternalTest ‑ [2] standard.bahn cli.LibraryExternalTest ‑ [3] empty_request_route.bahn cli.LibraryExternalTest ‑ [3] lite.bahn … ``` ``` de.uniba.swt.dsl.formatting2.BahnFormatterTest ‑ [1] def test_expr() int a = 3 + 4 bool b = true && !(a == 5) float c = 4 / 5 end de.uniba.swt.dsl.formatting2.BahnFormatterTest ‑ [1] module layout1 boards master 0x00 lightc 0x01 conc 0x02 end segments master seg1 0x01 length 11cm seg2 0x02 length 11cm seg3 0x03 length 11cm seg4 0x04 length 11cm end signals lightc entry sig5 0x05 entry sig6 0x06 entry sig7 0x07 end points conc point1 0x01 segment seg1 normal 0x01 reverse 0x00 initial normal end blocks block2 main seg2 block3 main seg3 block4 main seg4 end layout block2.up -- point1.side block3.up -- point1.straight block4.down -- point1… de.uniba.swt.dsl.formatting2.BahnFormatterTest ‑ [2] def test_expr(int a, int b): int if a > b return a else return b end end de.uniba.swt.dsl.formatting2.BahnFormatterTest ‑ [2] module layout1 boards master 0x00 conc 0x02 end segments master seg1 0x01 length 11cm seg2 0x02 length 11cm seg3 0x03 length 11cm seg4 0x04 length 11cm seg5 0x05 length 11cm end points conc point1 0x05 segment seg5 normal 0x01 reverse 0x00 initial normal end blocks block1 main seg1 block2 main seg2 block3 main seg3 block4 main seg4 end layout block1.up -- point1.down1 block2.up -- point1.down2 block3.down -- point1.up1 block4.down -- point1.up2 end end de.uniba.swt.dsl.formatting2.BahnFormatterTest ‑ [3] def test_expr(): int int s = 0 while s < 10 s = s + 1 end return s end de.uniba.swt.dsl.formatting2.BahnFormatterTest ‑ [3] module test trains cargo_db 0x0001 steps 126 calibration 5 15 30 45 60 75 90 105 120 end weight 100g length 7cm type cargo peripherals head_light bit 4 initial 1 cabin_light bit 0 initial 1 end end end de.uniba.swt.dsl.formatting2.BahnFormatterTest ‑ [4] def request_route(string src_signal_id, string dst_signal_id, string train_id): string string ids[] = get routes from src_signal_id to dst_signal_id return get_shortest_route(ids) end de.uniba.swt.dsl.formatting2.BahnFormatterTest ‑ [4] module test trains cargo_db 0x0001 steps 126 calibration 5 15 30 45 60 75 90 105 120 end peripherals head_light bit 4 initial 1 cabin_light bit 0 initial 1 end weight 100g length 7cm type cargo end end de.uniba.swt.dsl.formatting2.BahnFormatterTest ‑ [5] def drive_route(string route_id, string train_id, string segment_ids[]) string block_id = get_block(route_id, segment_ids) string pre_block = get_previous_block(route_id, block_id) string signal_ids[] = get config block.block_signals pre_block for string signal_id in signal_ids set state signal_id to stop end end de.uniba.swt.dsl.formatting2.BahnFormatterTest ‑ testFormatDriveRoute() … ```
github-actions[bot] commented 2 years ago

Integration Test Results

25 tests   25 :heavy_check_mark:  57s :stopwatch:   4 suites    0 :zzz:   4 files      0 :x:

Results for commit 683bea64.