Open cinder023 opened 4 weeks ago
You'll have to construct the configuration yourself, matching what was done for the example configurations for that board
You'll have to construct the configuration yourself, matching what was done for the example configurations for that board
by the way,i want to combine CVA6 +ARA in chipyard ,I don't know how to start at the moment, should I use chisel to exemplify cva6 blackbox.scala and ara blackbox.scala?
Ah, I did not realize you wanted to do CVA6+Ara. That is not supported in CY at the moment, the CVA6 and Ara blocks are independent IPs that are not combinable in the chisel wrappers.
The approach would be to create a new Chisel tile wrapper - "CVA6AraTile" that wraps a combined CVA6+Ara system.
-Jerry
On Tue, Oct 29, 2024 at 9:02 PM cinder023 @.***> wrote:
You'll have to construct the configuration yourself, matching what was done for the example configurations for that board
by the way,i want to combine CVA6 +ARA in chipyard ,I don't know how to start at the moment, should I use chisel to exemplify cva6 blackbox.scala and ara blackbox.scala?
— Reply to this email directly, view it on GitHub https://github.com/ucb-bar/chipyard/issues/2102#issuecomment-2445789276, or unsubscribe https://github.com/notifications/unsubscribe-auth/ADLPAJ2SYWQ3B5OLKZPJA23Z6BK4BAVCNFSM6AAAAABQWZ6GQGVHI2DSMVQWIX3LMV43OSLTON2WKQ3PNVWWK3TUHMZDINBVG44DSMRXGY . You are receiving this because you commented.Message ID: @.***>
-- Jerry Zhao
Background Work
Feature Description
I want to generate my own custom SOC to burn a bitstream file to a supported development board (i.e. not limited to the off-the-shelf configuration provided by the config.scala file in the FPGA/src/main/scala/board folder) What configuration should I add?
Motivating Example
For example, I want to generate a CVA6+AXI based SOC in Nexysvideo.However,there is no related configuration about CVA6 in the config.scala under FPGA/src/main/scala/board folder