ucb-bar / chisel2-deprecated

chisel.eecs.berkeley.edu
388 stars 90 forks source link

Mem Semantics #632

Open shunshou opened 8 years ago

shunshou commented 8 years ago

Edit: Nevermind. I guess I was doing something silly. But I'd still like to know what isDebugMem, isInlineMem, and isVCDMem do...

Edit2: When isDebugMem is true, write to mem still errors out, b/c needWidth (for random output when read addr = write addr) can't figure out the memory width? I changed needWidth to dataIn.getWidth to make it work...