According to README in riscv-mini, running make would dump .fir firrtl file and .sv file. But there is only a SystemVerilog file output in the generated dir.
Some projects maybe relies to this behavior to work, such as ussc-vama/essent-chisel-gallery.
So I append a flag to SBT to avoid some potential issue. Running make will also generate firrtl file now.
According to README in riscv-mini, running
make
would dump .fir firrtl file and .sv file. But there is only a SystemVerilog file output in the generated dir.Some projects maybe relies to this behavior to work, such as ussc-vama/essent-chisel-gallery.
So I append a flag to SBT to avoid some potential issue. Running
make
will also generate firrtl file now.