uwsampl churchroad issues

uwsampl / churchroad

MIT License

4 stars 1 forks source link

issues

Newest

Newest Most commented Recently updated Oldest Least commented Least recently updated

Add checks and todos on signal widths

#59 gussmith23 opened 13 hours ago
0
Add more thorough checks on signal widths in `churchroad.cc`

#58 gussmith23 opened 13 hours ago
0
Extra extract issue

#57 gussmith23 opened 13 hours ago
0
Make it easier to correspond between verilog and egglog via variable names

#56 gussmith23 opened 14 hours ago
0
Merge useful stuff from LATTE web demo back into main

#55 gussmith23 closed 16 hours ago
0
Investigate unnecessary ZeroExtends

#54 gussmith23 closed 16 hours ago
1
Add type checking as part of tests

#53 thiskappaisgrey opened 1 day ago
1
Good test case: Mapping wider FMAs

#52 gussmith23 opened 3 days ago
1
Unnecessary ZeroExtend and Concat

#51 zsisco closed 16 hours ago
0
[DO NOT MERGE] ASPLOS/LATTE demo tracking PR

#50 gussmith23 opened 1 week ago
0
Add the input/output name to the get_inputs_and_outputs function

#49 thiskappaisgrey closed 17 hours ago
0
Investigate Yosys `$concat` semantics

#48 ninehusky closed 1 week ago
1
Fix concat semantics in Yosys plugin

#47 ninehusky closed 1 week ago
0
Remove boost-filesystem

#46 ninehusky closed 1 week ago
0
Very basic extraction and to-verilog compilation

#45 gussmith23 closed 1 week ago
0
Update egglog dependency

#44 gussmith23 closed 1 week ago
0
Yosys plugin generating incorrect `ZeroExtend`s

#43 ninehusky closed 1 week ago
2
Add let bindings back

#42 gussmith23 closed 2 weeks ago
0
Add syntax for a module instance

#41 gussmith23 closed 2 weeks ago
0
Codegen back to Verilog

#40 gussmith23 opened 2 weeks ago
0
Add let bindings back in for inputs and outputs

#39 gussmith23 closed 18 hours ago
0
Mark inputs and outputs with egglog relations; add function to get inputs and outputs

#38 gussmith23 closed 2 weeks ago
0
Add the `bsg_mul` module from bsg_micro_designs to tests

#37 thiskappaisgrey opened 2 weeks ago
0
Second argument of `get_expression_for_signal` doesn't seem to do what it's intended to do

#36 gussmith23 closed 2 weeks ago
1
Handle the fact that Yosys cells can have different input widths

#35 gussmith23 closed 2 weeks ago
0
Stop assuming Yosys cells have inputs with matching bitwidths

#34 gussmith23 closed 2 weeks ago
0
Initialization of registers is not supported

#33 thiskappaisgrey opened 2 weeks ago
1
Make a new syntax node for modules

#32 thiskappaisgrey opened 2 weeks ago
0
Strange issue with LUT6

#31 gussmith23 closed 1 week ago
2
Prefix input variables with `i_` and output variables with `o_`

#30 thiskappaisgrey closed 2 days ago
0
Document how to use Yosys plugin to import things to Churchroad

#29 gussmith23 opened 3 weeks ago
0
Expose module-to-rewrite conversion to the user

#28 gussmith23 opened 3 weeks ago
0
A little work on the interpreter

#27 gussmith23 closed 3 weeks ago
0
Investigate possible impact of $shiftx vs. $shr

#26 ninehusky opened 3 weeks ago
1
Rename yosys_plugin command to `write_churchroad`

#25 ninehusky opened 4 weeks ago
0
Create a Churchroad interpreter

#24 ninehusky opened 4 weeks ago
0
Add interpreter for Churchroad programs

#23 ninehusky opened 4 weeks ago
2
Ensure that the design is in a sane state before generating Churchroad output with `write_churchroad`

#22 gussmith23 opened 1 month ago
1
Executing `splice; splitnets -driver; clean` in `write_churchroad` may be a Yosys antipattern

#21 gussmith23 opened 1 month ago
0
Determine whether we're overusing `sigmap` in `churchroad.cc`

#20 gussmith23 opened 1 month ago
0
Add support for additional operators

#19 ninehusky closed 3 weeks ago
3
Fix issue where empty eclasses are generated due to wire deletion

#18 gussmith23 closed 1 month ago
0
Extraction with cycles

#17 gussmith23 opened 1 month ago
1
Make lit tests not depend on your current working directory

#16 gussmith23 opened 1 month ago
0
Figure out how to stop Cargo.lock updating from breaking formatter

#15 gussmith23 closed 1 month ago
1
Yosys plugin update

#14 thiskappaisgrey closed 1 month ago
0
Wires that are not unioned to anything and then deleted will break the egraph

#13 gussmith23 closed 1 month ago
17
Thiskappaisgrey/yosys plugin update

#12 thiskappaisgrey closed 2 months ago
2
2024 02 25 demo

#11 gussmith23 closed 2 months ago
0
Fix extract syntax

#10 ninehusky closed 2 months ago
1