Enable Lakeroad annotations of single operators/enable finer grain annotation

uwsampl / yosys

Yosys Open SYnthesis Suite

https://yosyshq.net/yosys/

ISC License

1 stars 1 forks source link

Enable Lakeroad annotations of single operators/enable finer grain annotation #6

Open gussmith23 opened 11 months ago

gussmith23 commented 11 months ago

You can put Verilog annotations on finer-grained constructs than just modules. We could enable the Lakeroad pass to handle annotations on finer-grained things.