Try to setup any max/min delay constrainst using the non-primary clock name from the EBLIF.
Context
I'd like to setup constrainst with a stable clock net name and not some random name that was randomly picked among all the possible aliases by the synthesis tool.
Issue from https://github.com/SymbiFlow/vtr-verilog-to-routing/issues/524. Alias are not considered when processing the
get_clocks
call when doing min/max delay constrainsts in the SDC.Expected Behaviour
In the input netlist where you have theses aliases :
Then the constraints :
and
should be equivalent. But in reality, only the latter works because aliases are not considered.
Current Behaviour
The SDC parsing fails with
set_max_path must specify at least one -from or -to clock
because it doesn't find any clocks.Possible Solution
Fix https://github.com/verilog-to-routing/vtr-verilog-to-routing/blob/master/vpr/src/timing/read_sdc.cpp#L896 to also process net aliases like it was done for
create_clock
.Steps to Reproduce
Try to setup any max/min delay constrainst using the non-primary clock name from the EBLIF.
Context
I'd like to setup constrainst with a stable clock net name and not some random name that was randomly picked among all the possible aliases by the synthesis tool.
Your Environment