search

verilog-to-routing / vtr-verilog-to-routing

Verilog to Routing -- Open Source CAD Flow for FPGA Research
https://verilogtorouting.org
Other
1k stars 386 forks source link

Some koios circuits failing with parmys #2416

Open duck2 opened 11 months ago

duck2 commented 11 months ago

proxy_2.v and proxy_3.v do not seem to go through the synthesis step when running vtr_reg_weekly/koios. Here is the output file for proxy_2: parmys.out.txt

Looks like the file didn't capture the entire output, but yosys seems to complain about ERROR: Multiple edge sensitive events found for this signal!

alirezazd commented 11 months ago

@poname Please take a look at this.

poname commented 11 months ago

@alirezazd @duck2 I believe this is not related to Parmys itself and Yosys is throwing the exception---before Parmys. So, whether Yosys has an issue or the input circuits should be implemented differently.

A few external discussions can be found here: https://www.reddit.com/r/yosys/comments/3083i8/multiple_edge_sensitivity_error/ https://stackoverflow.com/questions/72483663/yosys-multiple-edge-sensitivities-for-asynchronous-reset https://electronics.stackexchange.com/questions/517968/error-handling-two-posedge-signals-in-always-block