search

verilog-to-routing / vtr-verilog-to-routing

Verilog to Routing -- Open Source CAD Flow for FPGA Research
https://verilogtorouting.org
Other
979 stars 378 forks source link

[Route] Removed Unreachable Code #2604

Closed AlexandreSinger closed 2 weeks ago

AlexandreSinger commented 2 weeks ago

In an old version of the router, a catch was made to exit the router with no solution and not to retry at max bounding box; however, the function was rewritten to explicitly do this. The old catch statement was left in the code and was unreachable.

Removed the unreachable code.

This resolves issue #2570

AlexandreSinger commented 2 weeks ago

@vaughnbetz This is a very small commit which removes some unreachable code from the router. I noticed this a while back, but did not raise a fix for it. Someone raised an issue on it, so I thought I would raise a quick PR to resolve it.