search

veripool / verilog-mode

Verilog-Mode for Emacs with Indentation, Hightlighting and AUTOs. Master repository for pushing to GNU, verilog.com and veripool.org.
http://veripool.org/verilog-mode
GNU General Public License v3.0
253 stars 90 forks source link

SystemVerilog interface indentation in module declaration #1446

Open veripoolbot opened 5 years ago

veripoolbot commented 5 years ago

Author Name: Clarke Watson Original Redmine Issue: 1446 from https://www.veripool.org

Hi,

Thanks for creating and maintaining verilog-mode. It is awesome!

I am having trouble getting SystemVerilog interfaces inside module declarations to indent properly when using verilog-batch-indent.

See attached sample code.

I would expect the din and dout interfaces to be aligned with the same column as the discrete logic signals after running verilog-batch-indent, but there always seems to be just a single space between the port type (SV interface) and the port name.

Let me know if I am missing a setting in the verilog-mode.el file.

Thanks! Clarke

veripoolbot commented 5 years ago

Original Redmine Comment Author Name: Wilson Snyder (@wsnyder) Original Date: 2019-05-29T22:49:44Z

Agreed it should indent as you indicate, in general this looks to verilog-mode like a user-defined type, which is misindented due to #.

Unfortunately unless you can contribute a patch, the indent part of verilog-mode is looking for a maintainer so it might be a long wait.

gmlarumbe commented 2 years ago

I cannot see neither the code snippet nor the related issue. Is there a way to recover those to take a look at them?