Closed guoqinglei closed 4 years ago
Thanks for checking, but Verilog-mode is generally driven by declarations and as assign is not a declaration there is no AUTO to make these into an output. If you can instead use "wire b = a" you could then use AUTOOUTPUTEVERY.
Is there any demands on auto declaration of undeclared signals, i.e.,
Here, how to auto generate following codes ?