Open LapinFou opened 1 year ago
Thanks for the report. I looked at this and the possible fix would be very slow, so I think until a better fix gets more thought it will need to be worked around as you did.
PR #1840 begins to think about how to solve this. Like @wsnyder said, it's more complex than it looks on the surface. Here's a quick test-case, but by no means an exhaustive one. It just builds on @LapinFou's original text block.
module m;
always @(/*AS*/) begin
if(x)
y = z;
end
task tbPassed;
begin
begin
$display("\n xx");
$display(" xxx _____ _____ _____");
$display(" xxxx | __ \\ /\\ / ____/ ____|");
$display(" xxxxx | |__) / \\ | (___| (___");
$display(" xxx xxxxxx | ___/ /\\ \\ \\___ \\\\___ \\");
$display(" xxxx xxxxxx | | / ____ \\ ____) |___) |");
$display(" xxxxxxxx |_| /_/ \\_\\_____/_____/");
$display(" xxxx");
end
end
endtask
endmodule // m
Thanks a lot for looking to fix this issue. 👍
Hi folks,
I encountered an issue when using AUTO features with the following Verilog code.
After some investigation, I found the problematic line (see below).
If I add a space before the final
"
(\\ ")
instead of\\")
), then it does work. Please see the corrected code below:I'm using the Verilog mode version 2023.06.06.141322628 with GNU Emacs 28.2 on Linux (RHEL7).