Indent: Skip bracket blocks during context search - Githubissues

vhda / verilog_systemverilog.vim

Verilog/SystemVerilog Syntax and Omni-completion

359 stars 86 forks source link

Indent: Skip bracket blocks during context search #236

Open vhda opened 5 months ago

vhda commented 5 months ago

Fixes 231