wells1632 / rc5-nano

rc5 Distributed.net changes for nvidia Jetson Nano
0 stars 0 forks source link

Broken fastlock_trylock ASM code #2

Open wells1632 opened 5 years ago

wells1632 commented 5 years ago

The fastlock_trylock assembly code is broken in common/clisync.h because ARM64 does not understand the macros for movl, xchgl, or xorl.

Right now the entire ASM block is commented out, and fastlock_trylock simply returns a null.